Hafnium silicate ͑HfSiO x ͒ is one of the strongest candidates to replace conventional silicon dioxide ͑SiO 2 ͒ gate dielectrics due to its thermal stability and compatibility with conventional complementary-metal-oxide-semiconductor ͑CMOS͒ gate fabrication processes. 1 However, under voltage stress, the threshold voltage ͑V TH ͒ of hafnium-based oxide is highly unstable compared to SiO 2 devices. 2, 3 The precise assessment and interpretation of V TH instability are complicated by the transient nature of charging behavior, which may significantly affect V TH within a few microseconds ͑s͒ of stress. 4 Moreover, spontaneous post-stress V TH relaxation in high-k devices has recently been reported. 5 If this relaxation is significant in the millisecond ͑ms͒ or less range, the validity of conventional measurements for evaluating stressinduced V TH shift become questionable since changes in V TH can be significant when switching between stressing and sensing as well as during sensing itself.
Studying relaxation behavior requires data be acquired quickly within a short time resolution. 6, 7 In this work, charge trapping and relaxation characteristics of titanium nitride ͑TiN͒ / HfSiO x NMOS devices have been characterized by an inversion pulse technique that allows V TH to be measured within a s resolution.
Transistors for this study were fabricated using a standard CMOS process, which includes a 1000°C / 10-s-dopant activation anneal. An ozonated water rinse was used as the final pre-high-k gate dielectric deposition cleaning, which usually grows around 10 Å of chemical oxide at the interface of gate stack with the Si substrate. After rinsing, 35 Å of HfSiO were deposited by metalorganic chemical vapor deposition ͑MOCVD͒. Nitrogen was incorporated in the dielectric by a NH 3 post-deposition anneal ͑PDA͒ at 700°C for 60 s. The ratio of Hf to Si was 4:1, and less than 5% nitrogen was incorporated according to x-ray photoelectron spectroscopy ͑XPS͒ analysis of the fully processed samples. The gate electrode was formed by an atomic layer deposition ͑ALD͒ of 10 nm TiN film capped by a polysilicon layer. The equivalent oxide thickness ͑EOT͒ and V TH of the devices were 14 Å and 0.71 V, respectively.
The inset in Fig. 1 illustrates the schematic setup of the proposed inversion pulse measurement, which is similar to one previously reported for pulsed drain current-gate voltage
It includes a MOSFET and a resistor load. 8 Since conventional parametric analyzers have a limited time resolution, a digital oscilloscope was used to record gate ͑V in ͒ and drain voltages ͑V out ͒ simultaneously during the stress pulse from a pulse generator connected to the gate. The V in in Fig. 1 corresponds to the input pulse on the gate. The base level of the input pulse ͑V in,1 ͒ was set slightly higher than the transistor V TH to keep the device turned on during the stress and sense cycles. V out evolution is presented by the signal on the right-hand y axis in Fig. 1 .
During the stress pulse width and rising/falling times, electron trapping occurs causing a V TH shift in the positive direction. The virtually no dependence of V out on the pulse width suggests that, in the gate stack studied ͑characterized by little transient charging͒, most of the charging occurs during the pulse rising times ͑less than 5 s͒. Furthermore, the effect of transient charging cannot be detected by conventional pulse measurements with longer rising times.
The substrate surface potential decreases after the pulse stress ͑the post-stress stage͒ due to electron trapping in the gate dielectric. This results in lower inversion carrier density and, subsequently, less drain current. Due to charge trapping, the output voltage of the drain side ͑V out ͒ increases after stress peak. In the inset is a diagram of the inversion pulse measurement setup ͑Ref. 8͒.
As a result of higher effective channel resistance reflected by the lower drain current, V out is expected to increase after the pulse stress.
After stress, spontaneous charge detrapping occurs, which allows the drain current to recover. Subsequently, the V out offset value decreases gradually toward its original value. Previous work 5 suggested that the detrapping process is assisted by potential built into the dielectric by trapped electrons. The trapped electrons redistribute forces in such a way that the potential and hence the total energy of the system are reduced.
By comparing V out values at prestress and poststress stages, the ⌬V TH can be calculated using the equations below. Before V in reaches its peak value ͑in the prestress stage͒, the drain current is described by the following equation:
where, C ox = capacitance of oxide, = carrier mobility, V out,ini = output voltage of the drain before the stress peak.
However, as explained above, charge trapping during the gate voltage ramp-up and pulse peak period ͑2.0 V͒ causes V TH to shift. Therefore, when the gate voltage returns to its original V in,1 value after the stress pulse ͑the post-stress stage͒, the drain current decreases below its initial prestress level because of reduced overdrive voltage ͑V g −V TH − ⌬V TH ͒ caused by the trapped electrons. Accordingly, V out increases by ⌬V out from the prestress V out value ͓Eq. ͑2͔͒:
By combining Eqs. ͑1͒ and ͑2͒, ⌬V TH can be obtained ͓Eq. ͑3͔͒:
The derivation of Eq. ͑3͒ was simplified by assuming that carrier mobility is not affected by the change in surface potential resulting from a small amount of charge trapping. Indeed, in the device under consideration, a V TH shift of 50 mV changes the vertical effective field in the channel by ϳ0.03 MV/ cm when V g =V in,1 . The corresponding variation in carrier mobility value due to such a small effective field change is insignificant.
The time dependence of ⌬V TH after various pulse stresses ͓⌬V TH is calculated with Eq. ͑3͒ using the measured post-stress V out time dependence͔ at room temperature are presented in Fig. 2 along with the SiO 2 gate dielectric data for comparison. While no noticeable charge trapping/ detrapping in the polysilicon/silicon dioxide devices is observed, the MOSFETs with the hafnium silicate gate dielectric show significant trapping/detrapping. The effect of the charge trapping becomes greater as the stress bias increases. The faster relaxation after higher bias stress can be explained by the stronger drive to change the spatial profile of the trapped charges responsible for higher built-in potential.
The inset in Fig. 2 compares the V TH shift immediately after stress under various stress voltages and after 250 s relaxation. It shows that only about one-third of the maximum V TH shift can be detected after the 250 s relaxation.
Such significant relaxation during a few tenths of a millisecond after stress raises a question about the validity of conventional V TH instability measurements that usually include cycles of stress and sense ͑I d -V g sweep͒. Since the switching time between the stress and sense measurements and the sensing time are usually on the order of a second, conventional measurements would severely underestimate V TH instability in high-k devices.
V TH changes as a function of temperature are shown in Fig. 3 . In spite of similar stress-induced ⌬V TH values, V TH variations during the poststress stage exhibit a strong temperature dependence. Faster initial relaxation was observed at higher temperatures, indicating that the detrapping primarily occurs through a thermally activated process, i.e., electron emission from the trap sites. It is interesting to note that the V TH shift values at different temperatures tend to converge. ⌬V TH traces at 125 and 150°C almost overlap after 50 s relaxation. It can be speculated that the residual V TH shift after a long relaxation might be determined mainly by the stress bias and not by the temperature, although the relaxation rate can be enhanced thermally.
Fast electron trapping, on the other hand, exhibits a rather weak dependence on temperature ͑Fig. 4͒. The values of the initial V out changes reduce slightly with temperature ͑gray square marks͒. However, as seen in Fig. 3 , initial relaxation shows a high temperature dependence. The V TH shift after 5 s relaxation at different temperatures is presented in Fig. 4 . The negligible temperature dependence suggests that the electron trapping occurs through a the direct tunneling process. 9 After the stress is removed, the electric potential built by the trapped electrons forces a more energetically favorable spatial distribution of the trapped electrons. This redistribution is expected to be thermally assisted.
In summary, an inversion pulse measurement technique has been applied to investigate charging and relaxation behaviors in high-k transistors. It was determined that conventional measurement techniques might seriously underestimate the magnitude of charge trapping by ignoring the fast post-stress electron detrapping. It has been shown that V TH relaxation is a thermally assisted process. 
